国产老头老太dh_日韩天天av无码一区二区_国产自产在线观看视频_无码喷潮白浆视频直流_AV未满十八禁在线观看免_色噜噜国产精品视频一区二区_日本老熟妇激情影院_亚洲欧美性爱电影_欧美亚洲综合久久_中文字幕在线免费观看国产

Design services | SoC platforms

High-performance information security dedicated SoC design platform—CSOC9000

The high-performance information security dedicated SoC design platform—CSOC9000 is based on the C*Core’s 32-bit high-performance information security processor C9000 with independent intellectual property rights.It supports the ISA V2.05 instruction set architecture( Power Instruction Set Architecture). The platform provides multiple high-speed interfaces such as Gigabit Ethernet, PCIE, DDR, etc., and GM cryptography algorithm and international mainstream cryptography algorithm IP. It integrates multiple anti-attack protection methods and common communication interface IP. The security chip designed based on this platform is mainly used in network communication, system control, trusted computing and other fields.

 

Typical application

1、CCP901T, integrated with high-speed interfaces such as PCIE, GMAC, DDR, and common interfaces such as USB, SPI, UART.It also integrates GM cryptography algorithm which is applied in trusted computing, PCIE encryption cards, and other fields.

2、CCP903T, integrated with PCIE high-speed interface, eMMC storage interface, and common interfaces such as USB, SPI, UART, etc. Besides,it equipped with a security control engine, a public key algorithm hardware accelerator, a reconfigurable symmtric Cryptographic algorithm module, and GM cryptography  algorithm. It is applied in trusted computing, PCIE encryption cards, and other fields.

3、CCP908T, integrated with PCIE3.0, USB OTG (USB3.0) and Gigabit Ethernet high-speed interfaces, SD/eMMC storage interfaces, as well as SPI, I2C, UART and other common interfaces. There is a built-in high-speed encryption engine, a hardware accelerator for public key algorithms, a reconfigurable symmetric Cryptographic algorithm module, and integrated GM cryptography  algorithms. It is used in trusted computing, PCIE encryption cards, and other fields.

Safety Control Subsystem

  • Security detection and protection unit

    ● Light detection unit

    ● Frequency detection unit

    ● Power glitch detection unit

    ● MESH unit (MESH)

    ● Voltage detection unit

    ● Temperature detection unit

    ● NVSRAM

    ● Memory encryption mechanism

    ● A unique serial number for each one

  • 32bit High-performance PowerPC Processor C9000

    √ 32KB*2 L1 Cache/256KB L2 Cache

  • On-Chip Memory Unit

    √ ROM/SRAM

  • Public key algorithm acceleration engine features

    ● Support Complex application

    ● Supporting all mainstream public key algorithms (RSA/ECC/SM2/SM9)

    ● Supporting up to 4096-bit modular arithmetic

    ● Supporting elliptic curve 1024-bit operation prime field/binary field

    ● Supporting Miller-Rabin prime testing algorithm

    ● Supporting encryption/decryption/signature verification/secret derivation

    ● Supporting key generation DSA/ECDSA/DH/ECDH, etc

  • Reconfigurable symmetric algorithm accelerates processor features

    ● Dedicated 256-bit instruction set for symmetric algorithms

    ● Haval architecture

    ● Supporting most mainstream symmetric algorithms:

         - Block cipher algorithm/stream cipher algorithm/hash cipher algorithm

    ● Operating independently or tightly coupled with SEC

    ● Supporting the secure memory of algorithm programs

  • High-speed interface

    ● GMAC/PCIE3/USB3/SATA3/SRIO2

  • Security algorithm subsystem

    ● 4 JobRings for algorithm scheduling

    ● Public key algorithm acceleration engine

         - Diffie Hellman/SM2/SM9/ECC/RSA

    ● Symmetric algorithm acceleration engine

         - SM1/SM4/SM6/SSF33/AES/DES/3DES

    ● Hash algorithm acceleration engine

         - SM3/MD5/HMAC/SHA0/SHA1/SHA2(224/256/384/512)

    ● RSCP reconfigurable symmetric algorithm acceleration processor

    ● TRNG true random number generator

    ● CRC accelerator

    ●  Protection against side channel attacks

  • Mobile memory

    √ SD3 /NorFlash

  • Communication interface

    √ ISO7816/SPI/I2C/UART

  • C0 subsystem with independent power domain

    ● 32-bit ultra-low power processing